Hardware register - PDFSEARCH.IO - Document Search Engine

Hardware register
Results: 364

#	Item
291	Decim, a new stream cipher for hardware applications ∗ C. Berbain1 , O. Billet1 , A. Canteaut2 , N. Courtois3 , B. Debraize3,4 , H. Gilbert1 , L. Goubin4 , A. Gouget5 , L. Granboulan6 , C. Lauradoux2 , M. Minier2 , Add to Reading List Source URL: www.ecrypt.eu.org Language: English - Date: 2005-06-27 04:08:07 Binary arithmetic Linear feedback shift register Correlation attack Self-shrinking generator Grain QUAD Turing Shift register Stream ciphers Cryptography Pseudorandom number generators
292	Banshee High Performance Graphics Engine Banshee Add to Reading List Source URL: www.voodooalert.de Language: English - Date: 2009-12-13 17:34:17 Central processing unit 3dfx Interactive Nvidia IBM PC compatibles Instruction set architectures Processor register Video cards Accelerated Graphics Port DEC Alpha Computer hardware Computer architecture Computing
293	Lecture 6: Vector Processing Professor David A. Patterson Add to Reading List Source URL: www.cs.berkeley.edu Language: English - Date: 1998-02-11 20:19:26 Central processing unit Classes of computers Parallel computing Superscalar Vector processor Instruction set architectures Reduced instruction set computing Processor register Instruction-level parallelism Computer architecture Computing Computer hardware
294	Vector Processors Pratyusa Manadhata, Vyas Sekar {pratyus,vyass}@cs.cmu.edu Add to Reading List Source URL: www.cs.cmu.edu Language: English - Date: 2003-10-14 14:37:27 Computer hardware Parallel computing Classes of computers Vector processor Instruction set architectures Instruction set Superscalar Processor register AltiVec Computer architecture Computing Central processing unit
295	Instruction Set Architecture Instruction Set Architecture (ISA) Add to Reading List Source URL: www.cse.uconn.edu Language: English - Date: 2008-01-23 17:32:38 Central processing unit Assembly languages Instruction set architectures Models of computation Addressing mode Instruction set Stack machine Processor register Accumulator Computer architecture Computing Computer hardware
296	Avenger High Performance Graphics Engine Avenger (a.k.a. Voodoo3) Add to Reading List Source URL: www.voodooalert.de Language: English - Date: 2009-12-13 17:36:24 IBM PC compatibles Video cards Nvidia 3dfx Interactive Central processing unit Voodoo3 Instruction set architectures Processor register Accelerated Graphics Port Computer hardware Computer architecture Computing
297	An Overview of Stack Architecture and the PSC 1000 Microprocessor Introduction Add to Reading List Source URL: ranger.uta.edu Language: English - Date: 1999-11-15 22:36:26 Central processing unit Instruction set architectures Stack machines Assembly languages Stack Instruction set Processor register X86 Opcode Computer architecture Computing Computer hardware
298	Non-deterministic Processors David May, Henk L. Muller, and Nigel P. Smart Department of Computer Science, Add to Reading List Source URL: saluc.engr.uconn.edu Language: English - Date: 2006-10-05 14:39:37 Parallel computing Central processing unit Superscalar Instruction register Microarchitecture Out-of-order execution Very long instruction word Instruction set Assembly language Computer architecture Computing Computer hardware
299	An Empirical Study of Data Speculation Use on the Intel Itanium 2 Processor Markus Mock Add to Reading List Source URL: www.info.uni-karlsruhe.de Language: English - Date: 2005-07-01 08:51:12 Programming language implementation Advanced load address table Instruction set architectures Itanium Explicitly parallel instruction computing Speculative execution ALAT Instruction-level parallelism Processor register Computer architecture Computer hardware Central processing unit
300	Product Obsolete/Under Obsolescence Application Note: Virtex Series and Virtex-II Series R Add to Reading List Source URL: www.xilinx.com Language: English - Date: 2013-03-04 05:53:25 Electronic engineering Computing Computer hardware Shift register Xilinx Field-programmable gate array Pseudorandom number generators Binary arithmetic Linear feedback shift register

UPDATE